White-box current source modeling including parameter variation and its application in timing simulation

Christoph Knoth, Irina Eichwald, Petra Nordholz, Ulf Schlichtmann

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

This paper presents a novel method for generating current source models (CSMs) for logic cells that efficiently captures the influences of parameter variation and supply voltage drops. The characterization exploits topological information from the transistor netlist resulting in typically 80x faster CSM library generation. The parametric CSMs have been integrated into a commercial FastSPICE simulator to further accelerate path-based timing analysis with transistor level accuracy.Without loss of accuracy, simulation times were reduced by 4x to 98x.

Original languageEnglish
Title of host publicationIntegrated Circuit and System Design
Subtitle of host publicationPower and Timing Modeling, Optimization and Simulation - 20th International Workshop, PATMOS 2010, Revised Selected Papers
PublisherSpringer Verlag
Pages200-210
Number of pages11
ISBN (Print)3642177514, 9783642177514
DOIs
StatePublished - 2011

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume6448 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Fingerprint

Dive into the research topics of 'White-box current source modeling including parameter variation and its application in timing simulation'. Together they form a unique fingerprint.

Cite this