Two level compact simulation methodology for timing analysis of power-switched circuits

Stephan Henzler, Georg Georgakos, Jörg Berthold, Doris Schmitt-Landsiedel

Research output: Chapter in Book/Report/Conference proceedingChapterpeer-review

2 Scopus citations

Abstract

Standby-power dissipation in ultra-deep submicron CMOS can be reduced by power switching. As the cut-off device has a strong impact on area consumption, minimum power-down time, signal delay and leakage suppression, a proper sizing of this device is of general importance. Therefore a two level compact simulation methodology is proposed which provides fast and accurate CAD support to the switch design task.

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
EditorsEnrico Macii, Vassilis Paliouras, Odysseas Koufopavlou
PublisherSpringer Verlag
Pages789-798
Number of pages10
ISBN (Print)3540230955
DOIs
StatePublished - 2004
Externally publishedYes

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume3254
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Fingerprint

Dive into the research topics of 'Two level compact simulation methodology for timing analysis of power-switched circuits'. Together they form a unique fingerprint.

Cite this