Threshold Gate-Based Circuits from Nanomagnetic Logic

Adam Papp; Michael T. Niemier; Arpad Csurgay; Markus Becherer; Stephan Breitkreutz; Josef Kiermaier; Irina Eichwald; X. Sharon Hu; Xueming Ju; Wolfgang Porod; Gyorgy Csaba

doi:10.1109/TNANO.2014.2342659

Threshold Gate-Based Circuits from Nanomagnetic Logic

Adam Papp, Michael T. Niemier, Arpad Csurgay, Markus Becherer, Stephan Breitkreutz, Josef Kiermaier, Irina Eichwald, X. Sharon Hu, Xueming Ju, Wolfgang Porod, Gyorgy Csaba

Computation, Information and Technology

Research output: Contribution to journal › Article › peer-review

13 Scopus citations

Abstract

This paper demonstrates the design of nanomagnetic logic (NML) gates with multiple weighted inputs, which are magnetic equivalents of threshold logic gates (TLGs). We use micromagnetic simulations to show that NML TLGs can be constructed with minimum overhead compared to standard NML gates, and they significantly reduce device footprint and interconnection complexity of magnetic logic circuits. As an example, we design a full adder circuit using said TLGs and compare its performance to majority-gate-based NML.

Original language	English
Article number	6863664
Pages (from-to)	990-996
Number of pages	7
Journal	IEEE Transactions on Nanotechnology
Volume	13
Issue number	5
DOIs	https://doi.org/10.1109/TNANO.2014.2342659
State	Published - Sep 2014

Keywords

Adders
Logic gates
Magnetic circuits
Magnetic domains
Magnetic hysteresis
Magnetostatics
Switches

Access to Document

10.1109/TNANO.2014.2342659

Cite this

@article{4109011cae3e4e7984b6840f21178879,

title = "Threshold Gate-Based Circuits from Nanomagnetic Logic",

abstract = "This paper demonstrates the design of nanomagnetic logic (NML) gates with multiple weighted inputs, which are magnetic equivalents of threshold logic gates (TLGs). We use micromagnetic simulations to show that NML TLGs can be constructed with minimum overhead compared to standard NML gates, and they significantly reduce device footprint and interconnection complexity of magnetic logic circuits. As an example, we design a full adder circuit using said TLGs and compare its performance to majority-gate-based NML.",

keywords = "Adders, Logic gates, Magnetic circuits, Magnetic domains, Magnetic hysteresis, Magnetostatics, Switches",

author = "Adam Papp and Niemier, \{Michael T.\} and Arpad Csurgay and Markus Becherer and Stephan Breitkreutz and Josef Kiermaier and Irina Eichwald and Hu, \{X. Sharon\} and Xueming Ju and Wolfgang Porod and Gyorgy Csaba",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.",

year = "2014",

month = sep,

doi = "10.1109/TNANO.2014.2342659",

language = "English",

volume = "13",

pages = "990--996",

journal = "IEEE Transactions on Nanotechnology",

issn = "1536-125X",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

TY - JOUR

T1 - Threshold Gate-Based Circuits from Nanomagnetic Logic

AU - Papp, Adam

AU - Niemier, Michael T.

AU - Csurgay, Arpad

AU - Becherer, Markus

AU - Breitkreutz, Stephan

AU - Kiermaier, Josef

AU - Eichwald, Irina

AU - Hu, X. Sharon

AU - Ju, Xueming

AU - Porod, Wolfgang

AU - Csaba, Gyorgy

PY - 2014/9

Y1 - 2014/9

N2 - This paper demonstrates the design of nanomagnetic logic (NML) gates with multiple weighted inputs, which are magnetic equivalents of threshold logic gates (TLGs). We use micromagnetic simulations to show that NML TLGs can be constructed with minimum overhead compared to standard NML gates, and they significantly reduce device footprint and interconnection complexity of magnetic logic circuits. As an example, we design a full adder circuit using said TLGs and compare its performance to majority-gate-based NML.

AB - This paper demonstrates the design of nanomagnetic logic (NML) gates with multiple weighted inputs, which are magnetic equivalents of threshold logic gates (TLGs). We use micromagnetic simulations to show that NML TLGs can be constructed with minimum overhead compared to standard NML gates, and they significantly reduce device footprint and interconnection complexity of magnetic logic circuits. As an example, we design a full adder circuit using said TLGs and compare its performance to majority-gate-based NML.

KW - Adders

KW - Logic gates

KW - Magnetic circuits

KW - Magnetic domains

KW - Magnetic hysteresis

KW - Magnetostatics

KW - Switches

UR - http://www.scopus.com/inward/record.url?scp=84926474968&partnerID=8YFLogxK

U2 - 10.1109/TNANO.2014.2342659

DO - 10.1109/TNANO.2014.2342659

M3 - Article

AN - SCOPUS:84926474968

SN - 1536-125X

VL - 13

SP - 990

EP - 996

JO - IEEE Transactions on Nanotechnology

JF - IEEE Transactions on Nanotechnology

IS - 5

M1 - 6863664

ER -

Threshold Gate-Based Circuits from Nanomagnetic Logic

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this