TY - GEN
T1 - Systolic architectures and applications for nanomagnet logic
AU - Niemier, M.
AU - Ju, X.
AU - Becherer, M.
AU - Csaba, G.
AU - Hu, X. S.
AU - Schmitt-Landsiedel, D.
AU - Lugli, P.
AU - Porod, W.
PY - 2012
Y1 - 2012
N2 - Most NML research has studied small magnet ensembles for interconnect or isolated gates. We discuss how NML might be used to process information, as well as suitable system architecture-to-device architecture mappings. A case study for pattern matching hardware is presented.
AB - Most NML research has studied small magnet ensembles for interconnect or isolated gates. We discuss how NML might be used to process information, as well as suitable system architecture-to-device architecture mappings. A case study for pattern matching hardware is presented.
UR - http://www.scopus.com/inward/record.url?scp=84867222027&partnerID=8YFLogxK
U2 - 10.1109/SNW.2012.6243329
DO - 10.1109/SNW.2012.6243329
M3 - Conference contribution
AN - SCOPUS:84867222027
SN - 9781467309943
T3 - 2012 IEEE Silicon Nanoelectronics Workshop, SNW 2012
BT - 2012 IEEE Silicon Nanoelectronics Workshop, SNW 2012
T2 - 2012 17th IEEE Silicon Nanoelectronics Workshop, SNW 2012
Y2 - 10 June 2012 through 11 June 2012
ER -