SRAM current-sense amplifier with fully-compensated bit line multiplexer

Bernhard Wicht; Doris Schmitt-Landsiedel; Stetlen Paul; Anthony Sanders

doi:10.1109/ISSCC.2001.912591

SRAM current-sense amplifier with fully-compensated bit line multiplexer

Bernhard Wicht
, Doris Schmitt-Landsiedel
, Stetlen Paul
, Anthony Sanders

Medicine and Health

Technical University of Munich
Infineon Technologies AG

Research output: Contribution to journal › Article › peer-review

9 Scopus citations

Abstract

A current sense amplifier circuit with improved feedback in static random access memory (SRAM) was discussed to overcome the problem of speed degradation. The amplifier used fully compensated bit line multiplexer (MUX). One sense amplifier was used to analyze the number of multiplexed bit line pairs. The read-out signals were multiplexed after sensing by a two-stage sense amplifier. There was an improvement in noise margin, since the signal amplitude was not affected by the MUX.

Original language	English
Pages (from-to)	172-173
Number of pages	2
Journal	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume	443
DOIs	https://doi.org/10.1109/ISSCC.2001.912591
State	Published - 2001

Access to Document

10.1109/ISSCC.2001.912591

Cite this

@article{0ff9482e9cf543d4b0709aded62d4ef1,

title = "SRAM current-sense amplifier with fully-compensated bit line multiplexer",

abstract = "A current sense amplifier circuit with improved feedback in static random access memory (SRAM) was discussed to overcome the problem of speed degradation. The amplifier used fully compensated bit line multiplexer (MUX). One sense amplifier was used to analyze the number of multiplexed bit line pairs. The read-out signals were multiplexed after sensing by a two-stage sense amplifier. There was an improvement in noise margin, since the signal amplitude was not affected by the MUX.",

author = "Bernhard Wicht and Doris Schmitt-Landsiedel and Stetlen Paul and Anthony Sanders",

year = "2001",

doi = "10.1109/ISSCC.2001.912591",

language = "English",

volume = "443",

pages = "172--173",

journal = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

issn = "0193-6530",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - SRAM current-sense amplifier with fully-compensated bit line multiplexer

AU - Wicht, Bernhard

AU - Schmitt-Landsiedel, Doris

AU - Paul, Stetlen

AU - Sanders, Anthony

PY - 2001

Y1 - 2001

N2 - A current sense amplifier circuit with improved feedback in static random access memory (SRAM) was discussed to overcome the problem of speed degradation. The amplifier used fully compensated bit line multiplexer (MUX). One sense amplifier was used to analyze the number of multiplexed bit line pairs. The read-out signals were multiplexed after sensing by a two-stage sense amplifier. There was an improvement in noise margin, since the signal amplitude was not affected by the MUX.

AB - A current sense amplifier circuit with improved feedback in static random access memory (SRAM) was discussed to overcome the problem of speed degradation. The amplifier used fully compensated bit line multiplexer (MUX). One sense amplifier was used to analyze the number of multiplexed bit line pairs. The read-out signals were multiplexed after sensing by a two-stage sense amplifier. There was an improvement in noise margin, since the signal amplitude was not affected by the MUX.

UR - https://www.scopus.com/pages/publications/0035054936

U2 - 10.1109/ISSCC.2001.912591

DO - 10.1109/ISSCC.2001.912591

M3 - Article

AN - SCOPUS:0035054936

SN - 0193-6530

VL - 443

SP - 172

EP - 173

JO - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

JF - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -

SRAM current-sense amplifier with fully-compensated bit line multiplexer

Abstract

Access to Document

Other files and links

Fingerprint

Cite this