Reduction of the energy consumption in adiabatic gates by optimal transistor sizing

Jürgen Fischer; Ettore Amirante; Francesco Randazzo; Giuseppe Iannaccone; Doris Schmitt-Landsiedel

doi:10.1007/978-3-540-39762-5_37

Reduction of the energy consumption in adiabatic gates by optimal transistor sizing

Jürgen Fischer, Ettore Amirante, Francesco Randazzo, Giuseppe Iannaccone, Doris Schmitt-Landsiedel

Medicine and Health

Research output: Chapter in Book/Report/Conference proceeding › Chapter › peer-review

8 Scopus citations

Abstract

Positive Feedback Adiabatic Logic (PFAL) with minimal dimensioned transistors can save energy compared to static CMOS up to an operating frequency f = 200MHz. In this work the impact of transistor sizing is discussed, and design rules are analytically derived and confirmed by simulations. The increase of the p-channel transistor width can significantly reduce the resistance of the charging path decreasing the energy dissipation of the PFAL inverter by a factor of 2. In more complex gates a further design rule for the sizing of the n-channel transistors is proposed. Simulations of a PFAL 1-bit full adder show that the energy consumption can be reduced by additional 10% and energy savings can be achieved beyond f = 1GHz in a 0.13μm CMOS technology. The results are validated through the use of the design centering tool 'WiCkeD' [1].

Original language	English
Title of host publication	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Editors	Jorge Juan Chico, Enrico Macii
Publisher	Springer Verlag
Pages	309-318
Number of pages	10
ISBN (Electronic)	3540200746, 9783540200741
DOIs	https://doi.org/10.1007/978-3-540-39762-5_37
State	Published - 2003

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	2799
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1007/978-3-540-39762-5_37

Cite this

Fischer, J., Amirante, E., Randazzo, F., Iannaccone, G., & Schmitt-Landsiedel, D. (2003). Reduction of the energy consumption in adiabatic gates by optimal transistor sizing. In J. J. Chico, & E. Macii (Eds.), Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (pp. 309-318). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2799). Springer Verlag. https://doi.org/10.1007/978-3-540-39762-5_37

Fischer, Jürgen ; Amirante, Ettore ; Randazzo, Francesco et al. / Reduction of the energy consumption in adiabatic gates by optimal transistor sizing. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). editor / Jorge Juan Chico ; Enrico Macii. Springer Verlag, 2003. pp. 309-318 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inbook{31571b3e2ac44ce7905ac775e69280d0,

title = "Reduction of the energy consumption in adiabatic gates by optimal transistor sizing",

abstract = "Positive Feedback Adiabatic Logic (PFAL) with minimal dimensioned transistors can save energy compared to static CMOS up to an operating frequency f = 200MHz. In this work the impact of transistor sizing is discussed, and design rules are analytically derived and confirmed by simulations. The increase of the p-channel transistor width can significantly reduce the resistance of the charging path decreasing the energy dissipation of the PFAL inverter by a factor of 2. In more complex gates a further design rule for the sizing of the n-channel transistors is proposed. Simulations of a PFAL 1-bit full adder show that the energy consumption can be reduced by additional 10% and energy savings can be achieved beyond f = 1GHz in a 0.13μm CMOS technology. The results are validated through the use of the design centering tool 'WiCkeD' [1].",

author = "J{\"u}rgen Fischer and Ettore Amirante and Francesco Randazzo and Giuseppe Iannaccone and Doris Schmitt-Landsiedel",

year = "2003",

doi = "10.1007/978-3-540-39762-5_37",

language = "English",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "309--318",

editor = "Chico, {Jorge Juan} and Enrico Macii",

booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

Fischer, J, Amirante, E, Randazzo, F, Iannaccone, G & Schmitt-Landsiedel, D 2003, Reduction of the energy consumption in adiabatic gates by optimal transistor sizing. in JJ Chico & E Macii (eds), Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 2799, Springer Verlag, pp. 309-318. https://doi.org/10.1007/978-3-540-39762-5_37

Reduction of the energy consumption in adiabatic gates by optimal transistor sizing. / Fischer, Jürgen; Amirante, Ettore; Randazzo, Francesco et al.
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). ed. / Jorge Juan Chico; Enrico Macii. Springer Verlag, 2003. p. 309-318 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2799).

Research output: Chapter in Book/Report/Conference proceeding › Chapter › peer-review

TY - CHAP

T1 - Reduction of the energy consumption in adiabatic gates by optimal transistor sizing

AU - Fischer, Jürgen

AU - Amirante, Ettore

AU - Randazzo, Francesco

AU - Iannaccone, Giuseppe

AU - Schmitt-Landsiedel, Doris

PY - 2003

Y1 - 2003

N2 - Positive Feedback Adiabatic Logic (PFAL) with minimal dimensioned transistors can save energy compared to static CMOS up to an operating frequency f = 200MHz. In this work the impact of transistor sizing is discussed, and design rules are analytically derived and confirmed by simulations. The increase of the p-channel transistor width can significantly reduce the resistance of the charging path decreasing the energy dissipation of the PFAL inverter by a factor of 2. In more complex gates a further design rule for the sizing of the n-channel transistors is proposed. Simulations of a PFAL 1-bit full adder show that the energy consumption can be reduced by additional 10% and energy savings can be achieved beyond f = 1GHz in a 0.13μm CMOS technology. The results are validated through the use of the design centering tool 'WiCkeD' [1].

AB - Positive Feedback Adiabatic Logic (PFAL) with minimal dimensioned transistors can save energy compared to static CMOS up to an operating frequency f = 200MHz. In this work the impact of transistor sizing is discussed, and design rules are analytically derived and confirmed by simulations. The increase of the p-channel transistor width can significantly reduce the resistance of the charging path decreasing the energy dissipation of the PFAL inverter by a factor of 2. In more complex gates a further design rule for the sizing of the n-channel transistors is proposed. Simulations of a PFAL 1-bit full adder show that the energy consumption can be reduced by additional 10% and energy savings can be achieved beyond f = 1GHz in a 0.13μm CMOS technology. The results are validated through the use of the design centering tool 'WiCkeD' [1].

UR - http://www.scopus.com/inward/record.url?scp=35248821273&partnerID=8YFLogxK

U2 - 10.1007/978-3-540-39762-5_37

DO - 10.1007/978-3-540-39762-5_37

M3 - Chapter

AN - SCOPUS:35248821273

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 309

EP - 318

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

A2 - Chico, Jorge Juan

A2 - Macii, Enrico

PB - Springer Verlag

ER -

Fischer J, Amirante E, Randazzo F, Iannaccone G, Schmitt-Landsiedel D. Reduction of the energy consumption in adiabatic gates by optimal transistor sizing. In Chico JJ, Macii E, editors, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Springer Verlag. 2003. p. 309-318. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/978-3-540-39762-5_37

Reduction of the energy consumption in adiabatic gates by optimal transistor sizing

Abstract

Publication series

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this