Platform-based testbench generation

R. Henftling, A. Zinn, M. Bauer, W. Ecker, M. Zambaldi

Research output: Contribution to journalConference articlepeer-review

5 Scopus citations

Abstract

This paper presents a new technology that accelerates system verification. In a real life example, we achieved a speed-up of a factor of about 5000. The key for this speed-up is a configurable, synthesizable testbench architecture, which can be completely mapped to emulators or FPGAs. Exploiting generic controllers and re-using protocol-specific stimuli generators combined with topology and microprogram generation is responsible for almost zero overhead compared to behavioral testbenches.

Original languageEnglish
Article number1253741
Pages (from-to)1038-1043
Number of pages6
JournalProceedings -Design, Automation and Test in Europe, DATE
DOIs
StatePublished - 2003
Externally publishedYes
EventDesign, Automation and Test in Europe Conference and Exhibition, DATE 2003 - Munich, Germany
Duration: 3 Mar 20037 Mar 2003

Fingerprint

Dive into the research topics of 'Platform-based testbench generation'. Together they form a unique fingerprint.

Cite this