Optimization of LGate for ggNMOS ESD protection devices fabricated on bulk- and SOI- substrates, using process and device simulation

A. I. Deckelmann, G. Wachutka

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Fingerprint

Dive into the research topics of 'Optimization of LGate for ggNMOS ESD protection devices fabricated on bulk- and SOI- substrates, using process and device simulation'. Together they form a unique fingerprint.

Keyphrases

Engineering

Earth and Planetary Sciences