TY - JOUR
T1 - On the impact of the synchronization constraint and interconnections in quantum-dot cellular automata
AU - Sill Torres, Frank
AU - Silva, Pedro A.
AU - Fontes, Geraldo
AU - Walter, Marcel
AU - Nacif, José Augusto M.
AU - Ferreira, Ricardo Santos
AU - Vilela Neto, Omar Paranaiba
AU - Chaves, Jeferson F.
AU - Wille, Robert
AU - Niemann, Philipp
AU - Große, Daniel
AU - Drechsler, Rolf
N1 - Publisher Copyright:
© 2020 Elsevier B.V.
PY - 2020/7
Y1 - 2020/7
N2 - Quantum-dot Cellular Automata (QCA) is an emerging nanotechnology with remarkable performance and energy efficiency. Computation and information transfer in QCA are based on field forces rather than electric currents. As a consequence, new strategies are required for design automation approaches in order to cope with the arising challenges. One of these challenges is the transport of information, which is affected by two particularities of the QCA technology. First, information flow in QCA is controlled by external clocks, and second, QCA is a planar technology in which gates, as well as interconnections, are mostly located in the same layer. The former demands proper synchronization already during the circuit design phase, while the latter results in high area costs for interconnections. This work focuses on both constraints and discusses its impact on the implementation of QCA circuits. Further, the concept of local and global synchronicity in QCA circuits is explored. The obtained results indicate that relaxing the global synchronicity constraint can reduce design size by about 70% while the throughput performance declines by similar values. Additionally, it can be shown that the impact of interconnections in QCA, like wires, fan-outs, and crossovers, is indeed substantial. That means, up to 75% of the total area is occupied by interconnections.
AB - Quantum-dot Cellular Automata (QCA) is an emerging nanotechnology with remarkable performance and energy efficiency. Computation and information transfer in QCA are based on field forces rather than electric currents. As a consequence, new strategies are required for design automation approaches in order to cope with the arising challenges. One of these challenges is the transport of information, which is affected by two particularities of the QCA technology. First, information flow in QCA is controlled by external clocks, and second, QCA is a planar technology in which gates, as well as interconnections, are mostly located in the same layer. The former demands proper synchronization already during the circuit design phase, while the latter results in high area costs for interconnections. This work focuses on both constraints and discusses its impact on the implementation of QCA circuits. Further, the concept of local and global synchronicity in QCA circuits is explored. The obtained results indicate that relaxing the global synchronicity constraint can reduce design size by about 70% while the throughput performance declines by similar values. Additionally, it can be shown that the impact of interconnections in QCA, like wires, fan-outs, and crossovers, is indeed substantial. That means, up to 75% of the total area is occupied by interconnections.
UR - http://www.scopus.com/inward/record.url?scp=85084511608&partnerID=8YFLogxK
U2 - 10.1016/j.micpro.2020.103109
DO - 10.1016/j.micpro.2020.103109
M3 - Article
AN - SCOPUS:85084511608
SN - 0141-9331
VL - 76
JO - Microprocessors and Microsystems
JF - Microprocessors and Microsystems
M1 - 103109
ER -