Abstract
The effect of inhomogeneous Negative Bias Temperature Stress (NBTS) applied to p-MOS transistors under analog and RF CMOS operating conditions is investigated. Experimental data of a 0.18 μm standard CMOS process are presented and an analytical model is derived to physically explain the effect of stress on the device characteristics. The impact of inhomogeneous NBTS on device lifetime is considered and compared to the homogeneous case.
| Original language | English |
|---|---|
| Pages (from-to) | 5-10 |
| Number of pages | 6 |
| Journal | Annual Proceedings - Reliability Physics (Symposium) |
| State | Published - 2003 |
| Externally published | Yes |
| Event | 2003 IEEE International Reliability Physics Symposium Proceedings - Dallas, TX, United States Duration: 30 Mar 2003 → 4 Apr 2003 |
Fingerprint
Dive into the research topics of 'On the degradation of P-MOSFETS in analog and RF circuits under inhomogeneous negative bias temperature stress'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver