Multi-terminal pulsed force & sense ESD verification of I/O libraries and ESD simulations

Stephan Drüen, Martin Streibl, Kai Esmark, Krzysztof Domanski, Josef Niemesheim, Harald Gossner, Doris Schmitt-Landsiedel

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A multi-terminal TLP measurement technique is used for accessing current and voltage distributions during ESD in typical I/O cell frames in a 0.13um CMOS technology. The procedure extends traditional I/O library testchip based ESD verification and qualification tests, allows to calibrate ESD chip-level simulation tools and to derive precise I/O library application rules.

Original languageEnglish
Title of host publication2004 Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD '04
DOIs
StatePublished - 2004
Event2004 Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD '04 - Grapevine, TX, United States
Duration: 19 Sep 200423 Sep 2004

Publication series

NameElectrical Overstress/Electrostatic Discharge Symposium Proceedings
ISSN (Print)0739-5159

Conference

Conference2004 Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD '04
Country/TerritoryUnited States
CityGrapevine, TX
Period19/09/0423/09/04

Fingerprint

Dive into the research topics of 'Multi-terminal pulsed force & sense ESD verification of I/O libraries and ESD simulations'. Together they form a unique fingerprint.

Cite this