Hardware/software co-simulation in a VHDL-based test bench approach

Matthias Bauer, Wolfgang Ecker

Research output: Contribution to journalConference articlepeer-review

15 Scopus citations

Abstract

Novel test bench techniques are required to cope with a functional test complexity which is predicted to grow much more strongly than design complexity. Our test bench approach attacks this complexity by using a strong hierarchical architecture, application domain-independent synchronization, reusable modules, and easy incremental extendability based on table-driven techniques. In addition, the integration of VHDL/C co-simulation under the control of the test bench makes it possible to use the hardware model for software testing and vice versa and thus enables extreme reductions in test bench coding. The efficiency of our test bench has already been demonstrated in several industrial projects, among them a four-ASIC ATM board with one embedded core and one external micro controller.

Original languageEnglish
Pages (from-to)774-779
Number of pages6
JournalProceedings - Design Automation Conference
DOIs
StatePublished - 1997
Externally publishedYes
EventProceedings of the 1997 34th Design Automation Conference - Anaheim, CA, USA
Duration: 9 Jun 199713 Jun 1997

Fingerprint

Dive into the research topics of 'Hardware/software co-simulation in a VHDL-based test bench approach'. Together they form a unique fingerprint.

Cite this