GRIP: Grammar-based IP integration and packaging for acceleration-rich SoC designs

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

Increased hardware IP reuse is required to meet the productivity demands for the future complex Systems-on-ChIP (SoC). Nowadays, IP integration is enabled using standardized meta-data formats such as IP-XACT. We present a new concept called grammar-based IP integration and packaging (GRIP), which additionally encodes design integration knowledge into a set of graph re-writing rules using standard IP-XACT. These GRIP rules are packaged into a domain-specific library of IP blocks. The library can be supplied by an IP provider along to an SoC architect. An integration tool can automatically use the GRIP rules to search the design space using the integration knowledge of the IP provider. The tool generates all design alternatives with different trade-offs for the SoC architect. We demonstrate the GRIP approach on a computer vision IP library for FPGA-based SoCs. Eighteen functional design alternatives are automatically generated within a few hours using IP integration knowledge encoded by the GRIP rules.

Original languageEnglish
Title of host publication2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781450335201
DOIs
StatePublished - 24 Jul 2015
Event52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015 - San Francisco, United States
Duration: 8 Jun 201512 Jun 2015

Publication series

NameProceedings - Design Automation Conference
Volume2015-July
ISSN (Print)0738-100X

Conference

Conference52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015
Country/TerritoryUnited States
CitySan Francisco
Period8/06/1512/06/15

Fingerprint

Dive into the research topics of 'GRIP: Grammar-based IP integration and packaging for acceleration-rich SoC designs'. Together they form a unique fingerprint.

Cite this