FPGA-implementation techniques to efficiently test application readiness of mixed-signal products

We present FPGA-implementation techniques to efficiently validate application readiness of a product for analog/mixed-signal (AMS) applications that lead to a reduction of overall runtime by two orders of magnitude on the example of a power conversion application compared to state-of-the-art simulation based approaches. Further, we use this example to analyze area utilization, timing impact and scalability at increased application complexity. The open source synthesizable model generator for mixed-signal blocks msdsl is extended to support reconfigurable variables within a model description. Further, the control API of the open source FPGA prototyping automation anasymod is enhanced to allow updating these variable values on FPGA at runtime. The end-result is a unique framework for application scenario driven product validation that to our knowledge for the first time allows reconfiguration of analog dynamics on FPGA at runtime and leverages benchmark AMS system simulation throughput on FPGA to enables fast system property sweeping at different modeling abstractions.