Exploration of dual supply voltage logic synthesis in state-of-the-art ASIC design flows

T. Mahnke, W. Stechele, M. Embacher, W. Hoeld

Research output: Contribution to journalArticlepeer-review


Dual supply voltage scaling (DSVS) for logiclevel power optimization at the has increasingly attracted attention over the last few years. However, mainly due to the fact that the most widely used design tools do not support this new technique, it has still not become an integral part of real-world design flows. In this paper, a novel logic synthesis methodology that enables DSVS while relying entirely on standard tools is presented. The key to this methodology is a suitably modeled dual supply voltage (DSV) standard cell library. A basic evaluation of the methodology has been carried out on a number of MCNC benchmark circuits. In all these experiments, the results of state-of-the-art powerdriven single supply voltage (SSV) logic synthesis have been used as references in order to determine the true additional benefit of DSVS. Compared with the results of SSV power optimization, additional power reductions of 10% on average have been achieved. The results prove the feasibility of the new approach and reveal its greater efficiency in comparison with a well-known dedicated DSVS algorithm. Finally, the methodology has been applied to an embedded microcontroller core in order to further explore the potentials and limitations of DSVS in an existing industrial design environment.

Original languageEnglish
Pages (from-to)185-189
Number of pages5
JournalAdvances in Radio Science
StatePublished - 2003


Dive into the research topics of 'Exploration of dual supply voltage logic synthesis in state-of-the-art ASIC design flows'. Together they form a unique fingerprint.

Cite this