Effective Processor Model Generation from Instruction Set Simulator to Hardware Design

Johannes Kappes, Robert Kunzelmann, Karsten Emrich, Conrad Foik, Daniel Mueller-Gritschneder, Wolfgang Ecker

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

As the complexity of modern processing systems continues to increase, there has been a growing interest in the application of reusable code generators for hardware design. However, a formal system specification must be provided for such generators to be effective. Code generation has become a promising solution in the processor domain, where the Instruction Set Architecture (ISA) provides a natural system-level abstraction. In this paper, we present a holistic generator framework that produces variable microarchitecture designs, as well as relevant models for validation and formal verification. Our approach involves generating multiple functionally consistent models across different levels of abstraction using a unified formal ISA specification. By adhering to the 4-eyes principle of verification, we demonstrate that our framework minimizes the risk of common-mode errors that would typically escape the design verification process. Additionally, our code generators significantly reduce the manual development effort and generate high-performing instruction set simulators.

Original languageEnglish
Title of host publication2023 IEEE Nordic Circuits and Systems Conference, NorCAS 2023 - Proceedings
EditorsJari Nurmi, Peeter Ellervee, Peter Koch, Farshad Moradi, Ming Shen
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9798350337570
DOIs
StatePublished - 2023
Event9th IEEE Nordic Circuits and Systems Conference, NorCAS 2023 - Aalborg, Denmark
Duration: 31 Oct 20231 Nov 2023

Publication series

Name2023 IEEE Nordic Circuits and Systems Conference, NorCAS 2023 - Proceedings

Conference

Conference9th IEEE Nordic Circuits and Systems Conference, NorCAS 2023
Country/TerritoryDenmark
CityAalborg
Period31/10/231/11/23

Keywords

  • Code generation
  • design verification
  • formal specification
  • instruction set simulation
  • system validation

Fingerprint

Dive into the research topics of 'Effective Processor Model Generation from Instruction Set Simulator to Hardware Design'. Together they form a unique fingerprint.

Cite this