Circuit analysis and optimization driven by worst-case distances

Kurt J. Antreich, Helmut E. Graeb, Claudia U. Wieser

Research output: Chapter in Book/Report/Conference proceedingChapterpeer-review

Abstract

In this paper, a new methodology for integrated circuit design considering the inevitable manufacturing and operating tolerances is presented. It is based on a new concept for specification analysis that provides exact worst-case transistor model parameters and exact worst-case operating conditions. Corresponding worst-case distances provide a key measure for the performance, the yield, and the robustness of a circuit. A new deterministic method for parametric circuit design that is based on worst-case distances is presented: It comprises nominal design, worst-case analysis, yield optimization, and design centering. In contrast to current approaches, it uses standard circuit simulators and at the same time considers deterministic design parameters of integrated circuits at reasonable computational costs.The most serious disadvantage of geometric approaches to design centering is eliminated, as the method's complexity increases only linearly with the number of design variables.

Original languageEnglish
Title of host publicationComputer-Aided Design of Analog Integrated Circuits and Systems
PublisherWiley-IEEE Press
Pages684-698
Number of pages15
ISBN (Electronic)9780470544310
ISBN (Print)047122782X, 9780471227823
DOIs
StatePublished - 1 Jan 2002

Fingerprint

Dive into the research topics of 'Circuit analysis and optimization driven by worst-case distances'. Together they form a unique fingerprint.

Cite this