Abstract
This paper presents two simulation-based methods for the calculation of the feasible performance values of analog integrated circuits. The first method computes the Pareto-optimal tradeoffs of competing performances at full simulator accuracy. Additionally, it identifies and evaluates the technological and structural constraints that prevent further performance improvement. The second method computes linear approximations to the feasible performance regions of circuits with a large number of performances. Both techniques allow a comparison of different circuit topologies with respect to their performance capabilities and contribute to hierarchical circuit sizing. The presented methods are validated by experimental results of Pareto-front computation and feasible performance region computation of operational amplifiers and hierarchical sizing of filters.
| Original language | English |
|---|---|
| Pages (from-to) | 1733-1748 |
| Number of pages | 16 |
| Journal | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
| Volume | 26 |
| Issue number | 10 |
| DOIs | |
| State | Published - Oct 2007 |
Keywords
- Analog integrated circuits
- Circuit sizing
- Design space exploration
- Feasible performance
- Fourier-Motzkin elimination (FME)
- Multicriteria optimization
- Normal-boundary intersection (NBI)
- Pareto optimality
- Performance space exploration