A Novel Approach to Mitigate Power Side-Channel Attacks for Emerging Negative Capacitance Transistor Technology

Shubham Kumar, Swetaki Chatterjee, Chetan Kumar Dabhi, Hussam Amrouch, Yogesh Singh Chauhan

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Power side-channel (PSC) attacks have recently gained popularity in breaking into cyber-physical systems due to their non-invasiveness and proven effectiveness. In the CMOS circuit, the power dissipation when output transitions from '0' to '1' is different compared to the transition from '1' to '0'. The difference in power consumption results in input-dependent correlation, used for PSC to infer secret keys. This is the first work to investigate the impact of PSC on NCFET at the device level. We demonstrate using Gate Work Function engineering to mitigate PSC attacks effectively for the first time.

Original languageEnglish
Title of host publication20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages504-508
Number of pages5
ISBN (Electronic)9781665401050
DOIs
StatePublished - 2022
Externally publishedYes
Event20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022 - Quebec City, Canada
Duration: 19 Jun 202222 Jun 2022

Publication series

Name20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022 - Proceedings

Conference

Conference20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022
Country/TerritoryCanada
CityQuebec City
Period19/06/2222/06/22

Keywords

  • Ferroelectric
  • Hardware security
  • Negative capacitance
  • Power side channel
  • Work function tuning

Fingerprint

Dive into the research topics of 'A Novel Approach to Mitigate Power Side-Channel Attacks for Emerging Negative Capacitance Transistor Technology'. Together they form a unique fingerprint.

Cite this