A low-overhead monitoring ring interconnect for MPSoC parameter optimization

Abdelmajid Bouajila; Abdallah Lakhtel; Johannes Zeppenfeld; Walter Stechele; Andreas Herkersdorf

doi:10.1109/DDECS.2012.6219023

A low-overhead monitoring ring interconnect for MPSoC parameter optimization

Abdelmajid Bouajila, Abdallah Lakhtel, Johannes Zeppenfeld, Walter Stechele, Andreas Herkersdorf

Chair of Integrated Systems

Technical University of Munich

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

8 Scopus citations

Abstract

MPSoCs need to integrate self-x properties in order to get rid of the worst-case design style which is no longer affordable in large SoCs. Integrating self-x properties in SoCs is possible through a monitoring interconnect which carries monitor information to evaluators that decide on actions that will tune the SoC operation mode.We have designed a customized interconnect for SoC monitoring/actuation. We have implemented it in VHDL and tested it in FPGA. The prototype proved that this customized interconnect provides good results regarding latency and area overheads and is a key component in enabling self-optimization in our FPGA MPSoC prototype.

Original language	English
Title of host publication	Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012
Pages	46-49
Number of pages	4
DOIs	https://doi.org/10.1109/DDECS.2012.6219023
State	Published - 2012
Event	2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012 - Tallinn, Estonia Duration: 18 Apr 2012 → 20 Apr 2012

Publication series

Name	Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012

Conference

Conference	2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012
Country/Territory	Estonia
City	Tallinn
Period	18/04/12 → 20/04/12

Access to Document

10.1109/DDECS.2012.6219023

Cite this

Bouajila, A., Lakhtel, A., Zeppenfeld, J., Stechele, W., & Herkersdorf, A. (2012). A low-overhead monitoring ring interconnect for MPSoC parameter optimization. In Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012 (pp. 46-49). Article 6219023 (Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012). https://doi.org/10.1109/DDECS.2012.6219023

Bouajila, Abdelmajid ; Lakhtel, Abdallah ; Zeppenfeld, Johannes et al. / A low-overhead monitoring ring interconnect for MPSoC parameter optimization. Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012. 2012. pp. 46-49 (Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012).

@inproceedings{613ec446201a49d5b20dc3417f5a8807,

title = "A low-overhead monitoring ring interconnect for MPSoC parameter optimization",

abstract = "MPSoCs need to integrate self-x properties in order to get rid of the worst-case design style which is no longer affordable in large SoCs. Integrating self-x properties in SoCs is possible through a monitoring interconnect which carries monitor information to evaluators that decide on actions that will tune the SoC operation mode.We have designed a customized interconnect for SoC monitoring/actuation. We have implemented it in VHDL and tested it in FPGA. The prototype proved that this customized interconnect provides good results regarding latency and area overheads and is a key component in enabling self-optimization in our FPGA MPSoC prototype.",

author = "Abdelmajid Bouajila and Abdallah Lakhtel and Johannes Zeppenfeld and Walter Stechele and Andreas Herkersdorf",

year = "2012",

doi = "10.1109/DDECS.2012.6219023",

language = "English",

isbn = "9781467311854",

series = "Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012",

pages = "46--49",

booktitle = "Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012",

note = "2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012 ; Conference date: 18-04-2012 Through 20-04-2012",

}

Bouajila, A, Lakhtel, A, Zeppenfeld, J, Stechele, W & Herkersdorf, A 2012, A low-overhead monitoring ring interconnect for MPSoC parameter optimization. in Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012., 6219023, Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012, pp. 46-49, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012, Tallinn, Estonia, 18/04/12. https://doi.org/10.1109/DDECS.2012.6219023

A low-overhead monitoring ring interconnect for MPSoC parameter optimization. / Bouajila, Abdelmajid; Lakhtel, Abdallah; Zeppenfeld, Johannes et al.
Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012. 2012. p. 46-49 6219023 (Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A low-overhead monitoring ring interconnect for MPSoC parameter optimization

AU - Bouajila, Abdelmajid

AU - Lakhtel, Abdallah

AU - Zeppenfeld, Johannes

AU - Stechele, Walter

AU - Herkersdorf, Andreas

PY - 2012

Y1 - 2012

N2 - MPSoCs need to integrate self-x properties in order to get rid of the worst-case design style which is no longer affordable in large SoCs. Integrating self-x properties in SoCs is possible through a monitoring interconnect which carries monitor information to evaluators that decide on actions that will tune the SoC operation mode.We have designed a customized interconnect for SoC monitoring/actuation. We have implemented it in VHDL and tested it in FPGA. The prototype proved that this customized interconnect provides good results regarding latency and area overheads and is a key component in enabling self-optimization in our FPGA MPSoC prototype.

AB - MPSoCs need to integrate self-x properties in order to get rid of the worst-case design style which is no longer affordable in large SoCs. Integrating self-x properties in SoCs is possible through a monitoring interconnect which carries monitor information to evaluators that decide on actions that will tune the SoC operation mode.We have designed a customized interconnect for SoC monitoring/actuation. We have implemented it in VHDL and tested it in FPGA. The prototype proved that this customized interconnect provides good results regarding latency and area overheads and is a key component in enabling self-optimization in our FPGA MPSoC prototype.

UR - http://www.scopus.com/inward/record.url?scp=84864366344&partnerID=8YFLogxK

U2 - 10.1109/DDECS.2012.6219023

DO - 10.1109/DDECS.2012.6219023

M3 - Conference contribution

AN - SCOPUS:84864366344

SN - 9781467311854

T3 - Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012

SP - 46

EP - 49

BT - Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012

T2 - 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012

Y2 - 18 April 2012 through 20 April 2012

ER -

Bouajila A, Lakhtel A, Zeppenfeld J, Stechele W , Herkersdorf A. A low-overhead monitoring ring interconnect for MPSoC parameter optimization. In Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012. 2012. p. 46-49. 6219023. (Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012). doi: 10.1109/DDECS.2012.6219023

A low-overhead monitoring ring interconnect for MPSoC parameter optimization

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this