Eine flexible Simulationsumgebung für System-On-Chip Design

Andre Windisch, Thomas Schneider, Jochen Mades, Dieter Monjau, Manfred Glesner, Carsten Hammer, Wolfgang Ecker

Publikation: Beitrag in FachzeitschriftArtikelBegutachtung

1 Zitat (Scopus)

Abstract

The design of heterogeneous systems-on-chip (SoC) is accomplished by a hierarchical composition of interacting subsystems. These subsystems are typically modeled in various domain-specific languages thus resulting in a multi-language system specification. This design approach differs from traditional design methods for homogeneous digital system, which are usually modeled in a single hardware description language on register transfer level. Therefore, the design of complex heterogeneous systems requires the development of new design tools. This article presents a newly developed design environment which supports simulation of multi-lingual system specifications in VHDL-AMS, Java, and C++.

Titel in ÜbersetzungA Flexible Simulation Environment for System-On-Chip Design
OriginalspracheDeutsch
Seiten (von - bis)43-53
Seitenumfang11
FachzeitschriftIT - Information Technology
Jahrgang42
Ausgabenummer5
DOIs
PublikationsstatusVeröffentlicht - 1 Mai 2000
Extern publiziertJa

Fingerprint

Untersuchen Sie die Forschungsthemen von „Eine flexible Simulationsumgebung für System-On-Chip Design“. Zusammen bilden sie einen einzigartigen Fingerprint.

Dieses zitieren