A layered adaptive verification platform for simulation, test, and emulation

This Adaptive architecture for structuring testbenches accommodate various models of a design, from transaction to silicon. Moreover, the adapter based architecture supports the execution of design models of different sumulators (high level, RTL, gate level, and switch level), hardware emulators (the testbench runs entirely on the emulator), and even testers.