A design space comparison of 6T and 8T SRAM core-cells

Florian Bauer; Georg Georgakos; Doris Schmitt-Landsiedel

doi:10.1007/978-3-540-95948-9_12

A design space comparison of 6T and 8T SRAM core-cells

Florian Bauer, Georg Georgakos, Doris Schmitt-Landsiedel

Medicine and Health

Publikation: Beitrag in Fachzeitschrift › Konferenzartikel › Begutachtung

8 Zitate (Scopus)

Abstract

We present a comparison of 6T and 8T SRAM design spaces for low-power 65 nm and 45 nm CMOS technologies based on simulations using a multi-objective optimization framework. The influence of a bit-line column multiplexer (MUX) on the 8T design space is shown. We demonstrate that 6T and 8T cells show differing area scaling behavior across the whole design space. We identify points on the area-performance trade-off curves that bound regions where either 6T or 8T SRAM cells are optimal.

Originalsprache	Englisch
Seiten (von - bis)	116-125
Seitenumfang	10
Fachzeitschrift	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Jahrgang	5349 LNCS
DOIs	https://doi.org/10.1007/978-3-540-95948-9_12
Publikationsstatus	Veröffentlicht - 2009
Veranstaltung	18th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2008 - Lisbon, Portugal Dauer: 10 Sept. 2008 → 12 Sept. 2008

Zugriff auf Dokument

10.1007/978-3-540-95948-9_12

Andere Dateien und Links

Verknüpfung zur Publikation in Scopus

Dieses zitieren

@article{11d90569c09845bf880aa6d20a2d5b4c,

title = "A design space comparison of 6T and 8T SRAM core-cells",

abstract = "We present a comparison of 6T and 8T SRAM design spaces for low-power 65 nm and 45 nm CMOS technologies based on simulations using a multi-objective optimization framework. The influence of a bit-line column multiplexer (MUX) on the 8T design space is shown. We demonstrate that 6T and 8T cells show differing area scaling behavior across the whole design space. We identify points on the area-performance trade-off curves that bound regions where either 6T or 8T SRAM cells are optimal.",

author = "Florian Bauer and Georg Georgakos and Doris Schmitt-Landsiedel",

year = "2009",

doi = "10.1007/978-3-540-95948-9_12",

language = "English",

volume = "5349 LNCS",

pages = "116--125",

journal = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

issn = "0302-9743",

publisher = "Springer Science and Business Media Deutschland GmbH",

note = "18th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2008 ; Conference date: 10-09-2008 Through 12-09-2008",

}

A design space comparison of 6T and 8T SRAM core-cells. / Bauer, Florian; Georgakos, Georg; Schmitt-Landsiedel, Doris.
in: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Jahrgang 5349 LNCS, 2009, S. 116-125.

Publikation: Beitrag in Fachzeitschrift › Konferenzartikel › Begutachtung

TY - JOUR

T1 - A design space comparison of 6T and 8T SRAM core-cells

AU - Bauer, Florian

AU - Georgakos, Georg

AU - Schmitt-Landsiedel, Doris

PY - 2009

Y1 - 2009

N2 - We present a comparison of 6T and 8T SRAM design spaces for low-power 65 nm and 45 nm CMOS technologies based on simulations using a multi-objective optimization framework. The influence of a bit-line column multiplexer (MUX) on the 8T design space is shown. We demonstrate that 6T and 8T cells show differing area scaling behavior across the whole design space. We identify points on the area-performance trade-off curves that bound regions where either 6T or 8T SRAM cells are optimal.

AB - We present a comparison of 6T and 8T SRAM design spaces for low-power 65 nm and 45 nm CMOS technologies based on simulations using a multi-objective optimization framework. The influence of a bit-line column multiplexer (MUX) on the 8T design space is shown. We demonstrate that 6T and 8T cells show differing area scaling behavior across the whole design space. We identify points on the area-performance trade-off curves that bound regions where either 6T or 8T SRAM cells are optimal.

UR - http://www.scopus.com/inward/record.url?scp=61649126550&partnerID=8YFLogxK

U2 - 10.1007/978-3-540-95948-9_12

DO - 10.1007/978-3-540-95948-9_12

M3 - Conference article

AN - SCOPUS:61649126550

SN - 0302-9743

VL - 5349 LNCS

SP - 116

EP - 125

JO - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

JF - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

T2 - 18th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2008

Y2 - 10 September 2008 through 12 September 2008

ER -

A design space comparison of 6T and 8T SRAM core-cells

Abstract

Zugriff auf Dokument

Andere Dateien und Links

Fingerprint

Dieses zitieren